|
所在平台: Udemy |
课程主页: https://www.udemy.com/course/xlnx-dmas-ip/
课程评论：没有评论
**课程名称：** 精通 Xilinx DMA IP 核：AXIDMA、CDMA、VDMA on Linux **课程概述：** 这是一项实践工作坊，旨在帮助嵌入式工程师、FPGA 开发者和 Linux 系统集成商掌握在 Zynq-7000 和 Zynq Ultrascale+ 平台上使用 Xilinx DMA IP 核。通过实际演示和详细讲解，您将学会如何使用 Buildroot Out-of-tree 生成的 Linux 和 Vitis 2024.2 IDE 生成的启动组件，构建和部署一个完整的 DMA 驱动的数据传输流水线。 课程首先介绍所有必需源代码文件、驱动程序和自动化构建脚本的设置和结构。您将清晰理解开发流程，从 Vivado 中的硬件设计到 C 语言中的驱动程序开发，再到通过 SWIG 绑定在 Python 中的用户级测试。 您将探索四大主要的 Xilinx DMA 内核： * AXI DMA (简单模式) * AXI DMA (Scatter-Gather 模式) * AXI Central DMA (CDMA) * AXI Video DMA (VDMA) 每个模块都涵盖理论概念、寄存器映射、内存交互和编码示例。此外，您还将学习如何使用静态（设备树）和动态（CMA + u-dma-buf）方法为 DMA 操作分配内存，以确保与各种 Linux 内核配置的兼容性和可靠性。 学完本课程后，您将能够自信地将 Xilinx DMA IP 核集成到您自己的嵌入式 Linux 项目中——从底层驱动程序代码到高级 Python 接口。
This hands-on workshop is designed for embedded engineers, FPGA developers, and Linux system integrators who want to master the use of Xilinx DMA IP cores on Zynq-7000 and Zynq Ultrascale+ platforms. Through practical demonstrations and detailed walkthroughs, you'll learn how to build and deploy a complete DMA-driven data transfer pipeline using Buildroot Out-of-tree generated Linux and Vitis 2024.2 IDE generated boot components.The course begins with the setup and structure of all required source files, drivers, and automation build scripts. You'll gain a clear understanding of the development workflow, from hardware design in Vivado to driver development in C and user-level testing in Python via SWIG bindings.You'll explore four major Xilinx DMA cores:AXI DMA (Simple Mode)AXI DMA (Scatter-Gather Mode)AXI Central DMA (CDMA)AXI Video DMA (VDMA)Each module covers theoretical concepts, register maps, memory interaction, and coding examples. In addition, you'll learn how to allocate memory for DMA operations using both static (device tree) and dynamic (CMA + u-dma-buf) methods, ensuring compatibility and reliability across various Linux kernel configurations.By the end of the course, you'll be able to confidently integrate Xilinx DMA IP cores into your own embedded Linux projects - from low-level driver code to high-level Python interfaces.
