VSD - Functional Verification Using Embedded-UVM - Part 2

所在平台: Udemy

课程主页: https://www.udemy.com/course/vsd-functional-verification-using-embedded-uvm-part-2/

课程评论:没有评论

第一个写评论        关注课程

课程简介

课程名称:VSD - 使用嵌入式 UVM 进行功能验证 - 第二部分 课程概述:本课程专为希望从后端转向前端的人员,或对 VLSI 验证领域感到好奇的人士精心设计。它从基础知识开始,逐步引导学员进入高级的 UVM 相关内容。课程之所以被称为“手工定制”,是因为它使用了开源工具来进行实验,帮助学员更好地理解相关概念。本课程是“验证系列”的第二部分,重点关注面向对象的编程。 关于嵌入式 UVM:嵌入式 UVM 是 IEEE 1800.2 标准的开源实现,属于通用验证方法学(UVM)。本课程将深入探讨嵌入式 UVM 及其作为功能验证和 SoC-FPGA 基于仿真的平台的应用案例。 讲师介绍:Puneet Goel 是 1994 年毕业于旁遮普工程学院的电子工程师,拥有 24 年的 VLSI 行业经验,曾在 STMicro、摩托罗拉、德州仪器和 TranSwitch 工作。在过去 8 年中,他在 Coverify Systems Technology 工作,提供验证服务,并致力于创建可行的开源芯片验证解决方案。Puneet 是嵌入式 UVM 的主要开发者。

课程评论(0条)

课程详情

Another course, "hand-crafted" for anyone and everyone, who want to move from back-end to front-end OR for people just curious to know and learn, what exactly happens in field of VLSI verification. The reason its "hand-crafted" is because it starts from very basics and in coming parts of this course, things will slowly move towards advanced level UVM.Another reason for this course to be "hand-crafted" is due to the open-source tool used to cover labs introduced in this course. This is Part - 2 in the "Verification Series" and focused on Object-Oriented ProgrammingAbout Embedded-UVM:Embedded UVM is an opensource implementation of IEEE 1800.2 standard of Universal Verification Methodology. In this webinar, we take a dive into Embedded UVM and its use cases as a platform for Functional Verification and SoC-FPGA based Emulation.About Speaker:Puneet Goel is a 1994 graduate in Electronics from Punjab Engineering College. He has 24 years of experience in the VLSI industry where he worked for STMicro, Motorola, Texas Instruments and TranSwitch. For the past 8 years, he has been working for Coverify Systems Technology, where he provides verification services and works on creating viable opensource solutions for chip verification. Puneet is the main developer of Embedded UVM.

课程标签

0人关注该课程

主题相关的课程