|
所在平台: Udemy |
课程主页: https://www.udemy.com/course/mastering-of-arm-processor-architecture-part-1/
课程评论：没有评论
课程总结：掌握ARM处理器架构第一部分 欢迎参加“掌握ARM处理器架构第一部分”课程！本课程将帮助您深入了解ARM Cortex处理器的架构、寄存器、特性和应用。课程的另一部分将使您理解不同ARM Cortex-M配置文件的指令集，以便能够使用汇编语言编写程序。 本课程内容包括： 1. ARM处理器的特性 2. CISC与RISC处理器 3. ARM处理器的系列 4. ARM Cortex-M的架构配置 5. 深入探讨Cortex-M处理器 6. 传统ARM处理器中ARM和Thumb指令的区别 7. Cortex-M处理器的不同阶段流水线 8. ARM Cortex M4中的通用寄存器和特殊寄存器 9. 处理器的核心外设 10. 冯·诺依曼和哈佛架构 11. 总线接口 12. AMBA协议 13. STM32类别的简要介绍 Cortex-M3和Cortex-M4是由ARM设计的处理器。Cortex-M3是Cortex系列中的首个处理器，于2005年发布（2006年推出硅基产品）。Cortex-M4则于2010年发布，采用32位架构，内部寄存器、数据通路和总线接口均为32位。Cortex-M处理器的指令集架构（ISA）被称为Thumb ISA，基于Thumb-2技术，支持16位和32位指令的混合使用。 快来加入我们的课程，期待与您一起学习！
Hi all! Welcome to my course on "Mastering of ARM Processor Architecture part 1". This course will help you gain knowledge in the architecture, registers, features and applications of ARM Cortex Processors. The other half of the course will help you understand the different instruction set of different ARM Cortex-M profiles so that you'll be able to write programs in assembly language.The Architecture part covers:1. Features of ARM Processors.2. CISC and RISC Processors.3. Families of ARM Processor.4. Architecture profile of ARM Cortex-M.5. Dive deep into Cortex-M.6. Difference between ARM and Thumb Instructions in Legacy ARM Processors.7. Different stages pipeline of Cortex-M.8. Registers - General Purpose, Special Purpose in ARM Cortex M4.9. Core Peripherals of Processor.10. Von-neumen and Harvard Architecture.12. Bus Interfaces.13. AMBA.14. Berif about STM32 Categories.What are you waiting for? I'll see you there in my course.The Cortex-M3 and Cortex-M4 are processors designed by ARM. The Cortex-M3 processor was the first of the Cortex generation of processors, released by ARM in 2005 (silicon products released in 2006).The Cortex-M4 processor was released in 2010 (released products also in 2010). The Cortex-M3 and Cortex-M4 processors use a 32-bit architecture. Internal registers in the register bank, the data path, and the bus interfaces are all 32 bits wide. The Instruction Set Architecture (ISA) in the Cortex-M processors is called the Thumb ISA and is based on Thumb-2 Technology which supports a mixture of 16-bit and 32-bit instructions.
