|
所在平台: Udemy |
课程主页: https://www.udemy.com/course/learn-fpga-xilinx-vivado-design-suite-training-in-under-1-hour-vhdl/
课程评论：没有评论
**课程名称：** Xilinx Vivado：VHDL FPGA开发入门教程 **课程概述：** 本课程专为希望学习Xilinx Vivado Design Suite的用户设计，无论是初次接触FPGA，还是从ISE迁移到Vivado。课程旨在以最短的时间教授Vivado的基础知识，帮助学员快速上手FPGA开发。 **课程亮点：** * **性价比高：** 价格仅为Xilinx官方合作伙伴培训课程的1%左右，且可在约1小时内完成（可根据学习速度调整），节省大量时间和金钱。 * **实用导向：** 通过实际操作和易于理解的实验，学习如何设计、仿真和实现HDL代码。 * **内容扎实：** 涵盖FPGA开发的核心技能，为初学者打下坚实基础。 * **内容更新：** LATEST: 课程已更新至2019年1月。 * **名师授课：** 由拥有电子工程硕士学位和丰富FPGA设计经验的讲师授课，在Udemy拥有超过7300名学生。 * **无风险学习：** 提供Udemy 30天全额退款保证。 * **证书认证：** 完成课程可获得可验证的结业证书。 **课程目标：** 完成本课程后，您将能够： * 构建有效的FPGA设计。 * 掌握标准的HDL编码技巧。 * 进行正确的引脚分配。 * 设置基础的XDC约束。 * 使用Vivado构建、综合、实现设计，并将其下载到FPGA。 **学习收获：** * 了解7系列及以上FPGA的设计流程。 * 熟练使用Project Manager创建新项目。 * 识别Vivado IDE的设计流程（基于项目）。 * 理解HDL、XDC文件和仿真等文件集。 * 使用Schematic viewer和Hierarchical viewer分析设计。 * 综合和实现简单的HDL设计。 * 利用IP Integrator工具构建自定义IP核。 * 构建Block RAM (BRAM) 内存模块并进行IP核仿真。 * 从零开始创建带UART模块的MicroBlaze处理器。 * 掌握主要的Tcl命令以生成MicroBlaze处理器。 * 理解FPGA的配置原理。 **课程更新信息：** * **重要提示：** 课程价格将从2019年2月1日起从$200上涨至$210，并将随着内容更新定期调整。建议及时购买。 * **最新内容：** 课程已于2019年1月更新。 * **学员评价：** 已有超过2135名满意学员注册。
Note! This course price will increase to $210 as of 1st February 2019 from $200. The price will increase regularly due to updated content. Get this course while it is still low. LATEST: Course Updated For January 2019 OVER 2135+ SATISFIED STUDENTS HAVE ALREADY ENROLLED IN THIS COURSE! -----------------------Do you want to learn the new Xilinx Development Environment called Vivado Design Suite? Are you migrating from the old ISE environment to Vivado? Or are you new to FPGA's? This course will teach you all the fundamentals of the Vivado Design Suite in the shortest time so that you can get started developing on FPGA's. Now why should you take this course when Xilinx Official Partners already offer training? Most of their course are held bi-annually which means you will have to wait at most 6 months before starting the basic training. Also these courses can cost over thousands of dollars. I am an FPGA Designer with a Masters Degree in Electronic Engineering. I have over 7300 students on Udemy. This course is designed to help you design, simulate and implement HDL code in Vivado through practical and easy to understand labs. You will learn all the fundamentals through practice as you follow along with the training. Together we will build a strong foundation in FPGA Development with this training for beginners. This Course will enable you to:Build an effective FPGA design.Use proper HDL coding techniquesMake good pin assignmentsSet basic XDC constraintsUse the Vivado to build, synthesize, implement, and download a design to your FPGA.Training Duration:1 hourSkills GainedAfter Completing this Training, you will know how to:Design for 7 series+ FPGAsUse the Project Manager to start a new projectIdentify the available Vivado IDE design flows (project based)Identify file sets such as HDL, XDC and simulationAnalyze designs by using Schematic viewer, and Hierarchical viewerSynthesize and implement a simple HDL designBuild custom IP cores with the IP Integrator utilityBuild a Block RAM (BRAM) memory module and simulate the IP coreCreate a microblaze processor from scratch with a UART moduleUse the primary Tcl Commands to Generate a Microblaze ProcessorDescribe how an FPGA is configured.Skills GainedThis course only costs less than 1% of the Official Xilinx Partner Training Courses which has similar content. Not only will you save on money but you will save on Time. Similar courses usually run over 2 days. This course, however, you will be able to complete in under an hour, depending on your learning speed. You will receive a verifiable certificate of completion upon finishing the course. We also offer a full Udemy 30 Day Money Back Guarantee if you are not happy with this course, so you can learn with no risk to you.See you inside this course.
