Learn VHDL, ISE and FPGA by Designing a basic Home Alarm

所在平台: Udemy

课程主页: https://www.udemy.com/course/getting-started-with-fpga-ise-and-vhdl/

课程评论:没有评论

第一个写评论        关注课程

课程简介

课程名称:通过设计基本家庭报警系统学习VHDL、ISE和FPGA 课程概述:本课程旨在为您提供在VHDL中进行FPGA设计所需的知识和技能。学员应具备一些数字电子学的基础知识,例如触发器、门电路和有限状态机的含义,掌握一些编程语言的基础知识也将对课程有帮助。课程内容将从基本概念开始,逐步深入到中级水平,最终能使学员能够将设计从概念转化为具体实施,并在开发板上运行该设计。 课程分为四个部分:第一部分简单介绍FPGA的工作原理和典型FPGA上可用的资源,并使用FPGA编辑器进行工具演示。第二部分将概述ISE设计流程,并展示工具如何下载、安装和使用的示范。第三部分将解释并演示最有用的VHDL语法,在每一步中都会查看技术原理图,以帮助理解VHDL代码如何被合成到逻辑电路中。最后一部分将以设计家庭报警系统为主题,从概念和状态图开始,采用逐步的方法展示整个设计流程,包括代码编写、合成、添加约束、实施运行、时序分析、行为仿真、后实施仿真以及在Basys 2开发板上的FPGA和PROM配置。 课程总时长为6小时,共有50个讲座,并提供示范以展示工具的有效使用。通过本课程,您将能够掌握FPGA设计的基本技能,并应用于实际项目中。

课程评论(0条)

课程详情

This course was designed to equip you with the knowledge and skill that will get you up to speed with FPGA Design in VHDL. You will be expected to have some basic knowledge on digital electronics such as the meaning of Flip Flops, Gates and Finite State Machine, and also some basics of programming language would help in the course.Although the design flow will be dealt with in almost its entirety, the course starts from the basics and take you up to an intermediate level, where you will be able to take a design from a concept through the different stages of design until seeing the design work on a board.The course is structured in four parts, starting with a simplistic view at how FPGA's work and the resources that are available on a typical FPGA. The tool FPGA Editor will be used. Then an overview of ISE Flow will be presented in part 2, along with demos on how the tool is downloaded, installed and used. The third part of the course will explain and demonstrate how the most useful VHDL syntaxes are written, and at each step, the Technology Schematic is viewed to understand how VHDL codes are synthesized into logic.The last part is about designing a Home Alarm System from the concept and State Diagram. A step-by-step approach is used to show all the stages of the flow, including writing of the codes, Synthesize, add constraints, run Implementation, Timing Analysis, Behavioural Simulation and Post implementation Simulation and Configuration of the FPGA and PROM on a Basys 2 board. The course consists of 6 hours of videos, spread over 50 lectures, and provide demos to show how the tool is used effectively.

课程标签

0人关注该课程

主题相关的课程