Verilog Hardware Description Language(HDL)+Project Demo

所在平台: Udemy

课程主页: https://www.udemy.com/course/digital-design-and-verification-using-verilog/

课程评论:没有评论

第一个写评论        关注课程

课程简介

课程名称:Verilog 硬件描述语言 (HDL) + 项目演示 课程概述:本课程适合从初学者到专家的 VLSI(超大规模集成电路)学习者。课程详细讲解了 ASIC 流程、Verilog 语言、数字基础知识、组合电路、时序电路及 APB 协议。课程共包含 9 个视频,每个视频时长超过 1 小时,内容包括理论讲解和实践编程执行。课程使用 Cadence Xcelium 模拟器在 Linux 环境中执行 Verilog 程序,程序以 vi 编辑器进行编辑。 课程主题: - 第一节:ASIC 流程 - 架构、设计、RTL 编码、验证、DFT 概述 - 第二节:综合、静态时序分析、物理设计、FPGA 仿真概述、数字基础知识 - 第三节:使用 Verilog 进行硬件建模 - 第四节:Verilog 程序结构 - 第五节:Verilog 语言构造 - 第六节:使用 Verilog 进行组合电路设计与验证 - 第七节:使用 Verilog 进行时序电路设计与验证 - 第八节:时序和事件调度 - 第九节:项目:内存设计、FIFO 及代码与仿真 本课程非常适合希望找实习、学习 VLSI 并启动职业生涯的学生,帮助他们获取 VLSI 领域的专业知识,为在该行业找工作打下基础。这些基本概念和语言将帮助学生参加面试。课程由一位在半导体行业工作超过 20 年的 ASIC 设计和验证专家设计和授课。

课程评论(0条)

课程详情

The course basically for beginners to expert level in VLSI. The course covers in details about ASIC Flow, Verilog Language, Digital Fundamentals, Combinational circuits, Sequential circuits, APB Protocol. It has 9 videos each more than 1 hr, with theory explanation and the hands on program execution. Cadence Xcelium simulator used for Verilog program execution in linux Environment. The programs are edited in vi editor.The following are the course topics: Session 1: ASIC Flow - Architecture, Design, RTL coding, Verification, DFT overviewSession 2: Synthesis, Static Timing Analysis, Physical Design, FPGA Emulation overview, Digital fundamentalsSession 3: Hardware modeling using VerilogSession 4: Verilog Program Structure Session 5: Verilog Language constructsSession 6: Combinational circuit design and verification using VerilogSession 7: Sequential circuit design and verification using VerilogSession 8: Timing and Event schedulingSession 9: Projects: Memory design, FIFO and codes and simulationsThis course is very good for those wants to do internship, want to learn and start career in VLSI. This helps for acquiring domain knowledge in VLSI and seek job in this industry. These basic concepts and language helps to attend interviews.The course is designed and delivered by an ASIC Design and Verification Expert worked more than 2 decades in the Semiconductor Industry

课程标签

0人关注该课程

主题相关的课程